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Abstract
In this paper, we address the scheduling problem of multi-mode real-time systems upon uniform
multiprocessor platforms. We propose two transition protocols, specified together with their schedula-
bility test, and provide the reader with two distinct upper bounds for the length of the transient phases
during mode transitions, respectively for the cases where jobs priorities are known and unknown be-
forehand.
1 Introduction
Over the years, the sporadic constrained-deadline task model [4] has proven remarkably useful for the
modeling of recurring processes that occur in hard real-time computer application systems, where the
failure to satisfy any constraint may have disastrous consequences. The problem of scheduling a single
set of such tasks so that all the deadlines are met has been widely studied in the literature. However,
many applications exhibit multiple behaviors issued from several operating modes (e.g., an initialization
mode, an emergency mode, a fault recovery mode, etc.), where each mode is characterized by its own
set of tasks. During the execution of such multi-mode hard real-time systems, switching from the current
mode (called old-mode) to another mode (called new-mode) requires to substitute the current executing
task set with the one of the new-mode. This substitution introduces a transient phase, where the tasks of
the old-mode may be scheduled together with those of the new-mode, which could lead to an overload
that can jeopardize the system schedulability. In a multi-mode real-time system, any Mode Change
Request (MCR) divides the timeline into the alternance of two phases: (i) A steady phase before the
MCR occurs, and (ii) a transient phase during the mode change.
In the presence of a MCR, a task τi can be classified according to its behavior during the transition.
Thus, we distinguish between old-mode and new-mode tasks, see [10] for details. If τi belongs to the
old-mode, then it may need completing its whole execution or it could be aborted at the occurrence of
the MCR. The abortion is performed when it is feasible without loss of data consistency. In this paper, we
will assume that every old-mode job must complete its execution when a MCR occurs which is actually
the worst-case. If τi belongs to the new-mode, then it could either be a completely new task, that is,
it does not belong to the old-mode but is active in the new one, or it could be active in both modes,
but with different or exactly the same parameters in the new mode. In this latter case, it is said to be
mode-independent. Due to the difficulty to guaranty the schedulability of such tasks, we only consider
systems without mode-independent tasks in this research.
If a transition protocol allows the management of mode-independent tasks, then it is said to be with
periodicity, otherwise it is said to be without periodicity. Moreover if it allows to schedule new-mode
tasks only when all old-mode ones are completed, then it is said to be synchronous, otherwise it is said
to be asynchronous.
1Postdoctoral researcher of the Belgian National Science Foundation (F.N.R.S.).
2Supported by the Belgian National Science Foundation (F.N.R.S.) under a F.R.I.A. grant.
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Related work. Up to now, the scheduling of multi-mode hard real-time systems has been much studied,
particularly upon uniprocessor platforms, where there is only one shared processor available upon which
all the jobs must be executed [11, 1]. Recently, extensive efforts have been performed towards extending
the uniprocessor results to multiprocessor platforms, where there are several shared processors available
upon which jobs may execute. Sounds results have been obtained in the particular case of identical
multiprocessor platforms [8, 9].
This research. In this paper, we study the scheduling of multi-mode hard real-time systems upon uni-
form multiprocessor platforms. We propose two protocols – a synchronous and an asynchronous one –
for managing the mode transitions. Note that the results presented here also hold for identical multipro-
cessor platforms as they are a special case of uniform multiprocessor platforms, in which the computing
capacities of all processors are equal.
Paper organization. The remainder of this paper is structured as follows. Section 2 presents the
platform and system model, as well as the scheduler and the mode transition specifications that are
used throughout the paper. Section 3 provides the reader with some useful definitions and observations.
Section 4 introduces two protocols – a synchronous and an asynchronous one – for managing the mode
transitions during the execution of a multi-mode hard real-time systems upon a uniform multiprocessor
platform. Section 5 provides sufficient conditions under which a given system can be executed on a
given platform without missing any deadline. Section 6 elaborates these conditions for the specific cases
where jobs priorities are known and unknown beforehand. Section 7 presents experimental results.
Finally, Section 8 concludes the paper and proposes future work.
2 Model of computation
2.1 Multi-mode real-time specifications
We consider a multi-mode real-time system to be a set of x operating modes M1,M2, . . . ,Mx such that
the operating mode Mk has to execute the task set τk def= {τk1 , τk2 , · · · , τknk} consisting of nk tasks by
following the scheduler Sk. Each task τki is modeled by a sporadic constrained-deadline task character-
ized by three parameters (Cki , D
k
i , T
k
i ) where C
k
i is the Worst Case Execution Time (WCET), D
k
i ≤ T ki is
the relative deadline and T ki is the minimum inter-arrival time between two consecutive releases of τ
k
i .
These parameters are given with the interpretation that, during the execution of mode Mk, task τki gen-
erates a certain number of successive jobs τki,j with execution requirement of at most C
k
i each, arriving at
time aki,j such that a
k
i,j+1 − aki,j ≥ T ki and that must completes within [aki,j , dki,j) where dki,j def= aki,j +Dki .
Job τki,j is said to be active if and only if a
k
i,j ≤ t and is not completed yet. More precisely, an active task
is said to be running at time t if it is allocated to a processor and is being executed. Otherwise the active
task is in the ready queue of the operating system and it is said to be ready. We denote by active(τk, t),
run(τk, t) and ready(τk, t) the subsets of active, running and ready tasks of τk at time t, respectively.
Except during the transition phases, we assume that the system always runs in only one mode and that
all the tasks are independent, i.e., there is no communication, no precedence constraint and no shared
resource (except for the processors) between tasks.
At run-time, every task in the system must be enabled before it can generate jobs, otherwise it is
disabled. When all the tasks in τk are enabled and all the tasks in other modes are disabled, the system is
said to be running in mode Mk. As such disabling τki prevents future job arrivals from τ
k
i . We denote the
subsets of enabled and disabled tasks of τk at time t by enabled(τk, t) and disabled(τk, t), respectively.
We denote a Mode Change Request (MCR) from a given mode, say M i, to a new mode, say M j , by
MCR(j) and we denote the invoking time of a MCR(j) by tMCR(j). At the occurrence of a MCR the active
old-mode jobs are called rem-jobs and must complete their execution as it has been assumed in Section 1.
Note that the results that we are presenting in this paper also hold when some rem-jobs can be aborted
at tMCR(j) since such jobs do not jeopardize the system schedulability.
Because the rem-jobs may cause an overload if the tasks of τ j are immediately enabled upon a
MCR(j), the transition protocols sometimes have to delay the enablement of new-mode tasks until it is
safe to do so. Consequently, we denote by Djk(M i) the relative enablement deadline of task τ jk during the
transition from mode M i to mode M j , with the interpretation that the transition protocol must ensure
that τ jk is not enabled after time tMCR(j) + Djk(M i). The system enters mode M j as soon as all the
rem-jobs are completed and all the tasks of τ j are enabled.
2.2 Platform specifications
We consider the scheduling of multi-mode hard real-time systems upon a uniform multiprocessor plat-
form comprised of m processors. We denote the m-processor uniform platform by pi = [s1, s2, . . . , sm]
where each processor pii, i = 1, 2, . . . ,m is characterized by its own speed or computing capacity si,
with the interpretation that a job that executes on a processor pii for t time units completes (si · t)
units of execution. For reasons of clarity and readability, we assume without any loss of generality that
sj ≤ sj+1 ∀j = 1, 2, . . . ,m− 1 and s1 > 0.
2.3 Scheduler specifications
We consider that every mode Mk uses its own scheduler denoted by Sk which can be either Fixed-Task-
Priority (FTP) or Fixed-Job-Priority (FJP). FTP schedulers assign a priority to each task at system
design-time (i.e., before the system execution) and then, at run-time, every released job inherits the
priority of the task it belongs to. Conversely, FJP schedulers determine the priority of each job at run-
time and different jobs of the same task may have different priorities3. However, for both FTP and FJP
schedulers, the priority of each job may not change between its release time and its completion time.
Additionally, these two types of schedulers are assumed to be work-conserving according to the following
definition.
Definition 1 (Work-conserving schedulers) A scheduler is said to be work-conserving upon anm-processor
uniform platform if and only if it satisfies the following conditions:
• A processor cannot be idle if there are active ready jobs.
• If at some time instant there are fewer than m active ready jobs (recall that m denotes the number of
processors in the uniform multiprocessor platform), then the active ready jobs are executed upon the
fastest processors. That is, at any time instant t if the j’th-slowest processor is idled by the scheduler,
then the k’th-slowest processor (∀k < j) is also idled at t.
• Higher priority jobs are executed upon faster processors.
Lemma 1 Let J be any set of synchronous jobs and pi be any uniform platform. Let S denote the schedule
of J produced on pi by any work-conserving FJP scheduler. If stepj denotes the smallest instant in S where
at least j processors are idle, then it holds ∀j = 2, . . . ,m that
stepj ≥ stepj−1 (1)
Proof According to Definition 1, when a job completes on (or migrates from) any processor pij with
j ∈ [2,m], the job (if any) executing on processor pij−1 migrates to processor pij . This directly leads to
stepj ≥ stepj−1 (see Figure 1). 
Hereafter, we assume without any loss of generality that every task set τk is schedulable in mode Mk
by the scheduler Sk on the m-processor uniform platform pi = [s1, s2, . . . , sm]. This assumption allows
us to only focus on the schedulability analysis of the system during the transient phases corresponding to
mode transitions, rather than on the execution during the modes themselves.
3According to these interpretations, the FTP schedulers are a particular case of the FJP schedulers, in which the priorities of
all jobs issued from the same task are all equal to a same value determined beforehand.
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Figure 1: Staircase defined by the stepj
2.4 Mode transition specifications
During the execution of a multi-mode real-time system in a given mode, say M i, we consider that a
Mode Change Request MCR(j) to the new mode M j can be initiated by any task of τ i or by the system
itself, whenever it detects a change in the environment or in its internal state. At that time the system
entrusts the scheduling decisions to the transition protocol. Such a protocol immediately disables all the
old-mode tasks, which thus prevents the system of new jobs arrival from these tasks. The goal of the
transition protocol is to complete all the rem-jobs and to enable all the new-mode tasks while meeting all
the job and enablement deadlines. Once again we recall that we do not consider multi-mode real-time
systems with mode-independent tasks. This study will be performed under the following assumptions
during mode transitions: (i) Job migration is permitted (with no penalty). That is, a job that has been
preempted on a particular processor may resume execution on the same or a different processor; (ii) Job
parallelism is forbidden. That is, a job may execute on at most one processor at any given instant in time.
3 Definitions and observations
Before going any further in this paper, let us provide the reader with some useful definitions and obser-
vations.
Definition 2 (A valid protocol) A transition protocol is said to be valid for a given multi-mode real-time
system if it always meets all the job and enablement deadlines during the transition from any mode of the
system to any other one.
Definition 3 (Spi) Let pi = [s1, s2, . . . , sm] denote an m-processor uniform platform. We define Spi as the
sum of all the processor speeds, i.e., Spi
def
=
∑m
i=1 si.
Definition 4 (Predictability) Let A denote a scheduler, and let J = {J1, J2, J3, . . .} be a potentially infinite
set of jobs, where each job Ji = (ai, ci, di) is characterized by an arrival time ai, a computation requirement
ci and an absolute deadline di. Let gi (resp. fi) denote the time at which job Ji starts (resp. completes) its
execution when J is scheduled by A. Now consider any set J ′ = {J ′1, J ′2, J ′3, . . .} of jobs obtained from J as
follows. Job J ′i is characterized by the arrival time ai, a computation requirement c
′
i ≤ ci and the absolute
deadline di. Let g′i (resp. f
′
i) denote the time at which job J
′
i starts (resp. completes) its execution when J
′
is scheduled by A. Algorithm A is said to be predictable if and only if for any set of jobs J and any such J ′
obtained from J , it is the case that g′i ≤ gi and f ′i ≤ fi ∀i.
Lemma 2 (See [5]) Any work-conserving and FJP algorithm is predictable on uniform multiprocessor plat-
forms.
Lemma 3 When a MCR(j) occurs at time tMCR(j) while the system is running in mode M i, every rem-job
issued from the tasks of τ i meets its deadline when scheduled by Si upon an m-processor uniform platform.
Proof From our assumptions, we know that the set of tasks τ i of the mode M i is schedulable by Si upon
an m-processor uniform platform, and from Lemma 2 we know that Si is predictable. When the MCR(j)
occurs at time tMCR(j), all the tasks of τ i are disabled. Disabling these tasks is equivalent to set the
execution time of all their future jobs to zero, and since Si is predictable the deadline of every rem-job
is still met. 
Lemma 4 At the occurrence of a MCR(j) for the transition to an operating mode, say from mode M i to
mode M j , the worst-case scenario (in term of job completion time) is the one where all the rem-jobs issued
from the tasks of τ i are released simultaneously upon MCR(j) with a computation requirement equals to
their WCET each.
Proof The property is straightforward from Lemma 2 and the fact that we only consider work-conserving
schedulers in each operating mode. These ones are predictable. 
Definition 5 (Makespan) Let J = {J1, J2, . . . , Jn} be a set of n jobs, all released at time t = 0, with
computation requirements C1, C2, . . . , Cn, respectively. Let pi = [s1, s2, . . . , sm] denote an m-processor
uniform platform and A be any scheduling algorithm. If S denotes the schedule of J produced by A upon pi
then the makespan is the earliest instant in S at which all jobs of J are completed.
Very often, and especially when job priorities are unknown beforehand, determining the makespan
of a set of jobs is a very challenging problem in scheduling theory. In the literature, extensive efforts
have been made for the minimum makespan scheduling problem – that is, to find a priority assignment
for all the jobs of J such that the makespan is minimized upon a given m-processor platform. Following
the naming scheme introduced by Graham et al.[7], this problem is referred to as P ||Cmax. However
in this paper, we will focus on the maximum makespan that could be produced by a given set of n jobs
(all release at a same time), scheduled according to any work-conserving scheduler upon an m-processor
uniform platform.
For a given set of jobs, an intuitive idea for maximizing the makespan upon an m-processor uniform
platform would be to execute, at any time, the longest ready job upon the slowest available processor,
i.e., the shorter the computation requirement of a job, the higher its priority. However, we can show that
this intuitive idea is erroneous, unfortunately4. An FJP assignment leading to the maximum makespan
remains an open question.
Another intuitive idea would be to naively extend one of the results proposed in [9] for an m-
processor identical platform, i.e.,
Lemma 5 (Lemma 5 in [9]) Let J = {J1, J2, . . . , Jn} be a set of n jobs, all released at time t = 0,
with computation requirements C1, C2, . . . , Cn respectively, such that C1 ≤ C2 ≤ · · · ≤ Cn. Suppose that
these jobs are scheduled upon m identical processors by a work-conserving scheduler S. Then, whatever the
priority assignment of jobs, an upper bound on the makespan is given by
upms(J,m)
def
=

Cn if m ≥ n
1
m
n∑
i=1
Ci +
(
1− 1
m
)
· Cn otherwise
(2)
Naively extending Expression 2 leads to
upms0(J, pi)
def
=

Cn/sm−n+1 if m ≥ n
1
Spi
n∑
i=1
Ci +
(
1
sm
− 1
Spi
)
· Cn otherwise
(3)
and we can show that the intuitive idea used to derive this bound does not extend to uniform platforms,
unfortunately5.
4On the 2-processor identical platform pi = [1, 1], the set of jobs J = {J1, J2, J3, J4}, all released at time t = 0 and such that
C1 = 2, C2 = 3, C3 = 5 and C4 = 7 provides a makespan of 10 when J1 > J2 > J3 > J4, whereas the priority assignment
J3 > J1 > J2 > J4 leads to a makespan of 12.
5On the 3-processor platform pi = [1, 2, 100], the set of jobs J = {J1, J2, J3}, all released at time t = 0 and such that
C1 = 10, C2 = 10 andC3 = 100 provides a maximum makespan of 1.1968, reached when J1 > J2 > J3. However, Expression (3)
provides upms0(J, pi) = 1.194175 < 1.1968.
Now we are aware that neither the “Shortest-Job-First” policy nor upms0(J, pi) lead to the maximum
makespan. In Section 4, we present the protocols SUM-MSO and AUM-MSO that are generalizations to
uniform multiprocessor platforms of the protocols SM-MSO and AM-MSO respectively, defined for iden-
tical multiprocessor platforms [9]. Then, we provide in Sections 6.1 and 6.2 two distinct upper bounds
on the maximum makespan, for the cases where jobs priorities are known and unknown beforehand,
i.e., FTP and FJP schedulers, respectively.
4 Protocols SUM-MSO and AUM-MSO
SUM-MSO. The protocol SUM-MSO which stands for “Synchronous Uniform Multiprocessor Minimum
Single Offset” is an extension to uniform multiprocessor platforms of the protocol SM-MSO defined
for identical multiprocessor platforms [9] to manage the rem-jobs during transition between any two
operating modes. The main idea of SUM-MSO is the following: upon a MCR(j), every task of the current
mode (sayM i) is disabled and the rem-jobs continue to be scheduled by Si upon them processors. When
all of them are completed, all the new mode tasks (i.e., the tasks of τ j) are simultaneously enabled. We
refer the interested reader to [9] for a pseudo-code of this protocol.
AUM-MSO. The protocol AUM-MSO which stands for “Asynchronous Uniform Multiprocessor Mini-
mum Single Offset” is an extension to uniform multiprocessor platforms of the protocol AM-MSO de-
fined for identical multiprocessor platforms [9] to manage the rem-jobs during transition between any
two operating modes. The main idea is the following: upon a MCR(j), reduce the enablement delay
applied to new-mode tasks by enabling them as soon as possible. Here, rem-jobs and new-mode tasks
can be scheduled simultaneously during the transition phases according to the scheduler Strans with the
following rules: (i) the priorities of the rem-jobs are assigned according to the old-mode scheduler; (ii)
the priorities of the new-mode tasks are assigned according to the new-mode scheduler, and (iii) every
rem-job always has a higher priority than every new-mode task.
Upon a MCR(j), all the old-mode tasks, say of mode M i, are disabled and the rem-jobs continue
to be scheduled by Si. Whenever the lowest priority rem-job migrates to a faster processor due to the
completion of a higher priority one, (say at time t), some processors become available and thus the
protocol AUM-MSO immediately enables some new-mode tasks; contrary to the protocol SUM-MSO
which waits for the completion of all the rem-jobs. In order to select the new-mode tasks to enable at
time t, AUM-MSO uses the following heuristic: it considers every disabled new-mode task in increasing
order of their enablement deadline and it enables those which can be scheduled by Sj upon the current
available CPUs (i.e., the CPUs which are not running a rem-job and which are therefore available for
executing some new-mode tasks).
Let pi = [s1, s2, . . . , sm] be an m-processor uniform platform with processor capacities such that sj ≤
sj+1 for all j, 1 ≤ j ≤ m − 1. Let S be any work-conserving FJP scheduler. Let τ ` be a set of tasks. We
denote by piS(τ `) the subset of processors running a job of τ ` when τ ` is scheduled by S upon platform
pi. We denote by CPU(pi, S, τ `) the binary function defined by:
CPU(pi, S, τ `)
def
=
{
1 if τ ` is schedulable by S upon pi
0 otherwise
This function is useful as we must always guarantee that all the deadlines are met for all the jobs in the
system. To the best of our knowledge, there is no efficient necessary and sufficient schedulability test for
most multiprocessor schedulers upon uniform platforms. However sufficient schedulability tests exist for
scheduler such as EDF and DM [3, 2]. Algorithm 1 gives the pseudo-code of the AUM-MSO protocol in
a more formal way.
5 Validity tests for protocols SUM-MSO and AUM-MSO
In the previous section we have defined the transition protocols SUM-MSO and AUM-MSO. Now, we
need to establish a validity test – that is, a condition based on the tasks and platforms characteristics that
indicates a priori whether the given system will always comply its expected requirement during every
Algorithm 1: AUM-MSO protocol
Input: M i: old-mode; Mj : new-mode
Output: a safe release of the new-mode tasks
begin
Assign priorities to jobs according to Strans ;
Sort disabled(τ j , t) by increasing enablement deadlines ;
piold ← pi ;
pinew ← ∅ ;
while (piold 6= ∅) do
At job (say Jk) completion time t, a subset (say piavl = {pis, . . . , pif}) of (f − s+ 1) slowest processors may
become available:
if (Jk ∈ τ i and ready(τ i, t) = ∅) then
piold ← piold\piavl ;
pinew ← pinew ∪ piavl ;
forall τ jr ∈ disabled(τ j , t) do
τ temp ← enabled(τ j , t) ∪ {τ jr } ;
if (CPU(pinew, Sj , τ temp) 6= 0) then
enable τ jr ;
if (active(τ i, t) = ∅) then enter mode Mj ;
end
mode change. To do so, we proved in Lemma 3 that disabling the old-mode tasks upon a MCR does
not jeopardize the schedulability analysis of the rem-jobs, when they continue to be scheduled by using
the old-mode scheduler specifications upon the m processors. In Lemma 4 we defined the worst-case
scenario.
5.1 Validity test for SUM-MSO
Thanks to Lemma 3, the deadline of every rem-job is always met while using SUM-MSO during the
transition phases. Thereby, SUM-MSO is valid for a given multi-mode real-time system if, for every
mode change, the maximal transition delay which could be produced by the rem-jobs is not larger than
the minimal enablement deadline of the new-mode tasks. Thanks to Lemma 4, the transition delay
which is actually equal to the completion time of all the rem-jobs is maximal when they are released
simultaneously, with execution requirements equal to their WCETs. This leads to the following validity
test.
Validity Test 1 For any multi-mode real-time system τ and any uniform platform pi, protocol SUM-MSO is
valid provided ∀i, j with i 6= j:
upms(τ i, pi) ≤ min
1≤k≤nj
(
Djk(M i)
)
where upms(τ i, pi) is an upper-bound on the makespan and is defined in Sections 6.1 and 6.2 for both FTP
and FJP schedulers, respectively.
5.2 Validity test for AUM-MSO
The main idea to know whether AUM-MSO is valid for a given system τ and platform pi is to simulate
Algorithm 1 for every possible mode transition, while considering the worst-case scenario for each one –
the scenario where the new-mode tasks are enabled as late as possible. From our definition of protocol
AUM-MSO, we know that every instant at which some new-mode tasks are enabled corresponds to an
instant at which a processor has no more rem-job to execute, i.e., the “step instants” stepj of the staircase
depicted in Figure 1. Consequently, the largest instants at which new-mode tasks could be enabled are
the upper-bounds ŝtepj on the instants stepj and can be determined by considering only the schedule of
the rem-jobs. These upper-bounds are defined for both FTP and FJP schedulers in Sections 6.1 and 6.2,
respectively. Notice that it results from this notation that ŝtepm = upms(τ
i, pi) and the validity test for
SUM-MSO can be rewritten as ŝtepm ≤ min1≤k≤nj (Djk(M i)) ∀i, j with i 6= j.
The details for the validity of the transition protocol AUM-SMO are provided by Algorithm 2. The
correctness of our validity algorithm derives directly from the fact that every instant at which a new-
mode task is enabled in Algorithm 2 is as large as possible. Notice that, since our validity test considers
only the worst-case scenario for every mode transition, it could be some time-instants (in any mode
transition) during the actual execution of the system at which the set of already enabled tasks benefits
from a larger number of available processors than in the worst-case scenario. However, we prove in
Lemma 6 that it does not jeopardize the system schedulability.
Lemma 6 Any predictable and work-conserving scheduler that is able to schedule a task set τ upon a uniform
platform pi = [s1, . . . , sm] is also able to schedule τ upon any platform pi∗ such that pi ⊆ pi∗.
Proof The proof is made by contradiction. To do so, it is sufficient to show the Lemma for pi∗ =
[s1, . . . , sm, s∗] where s∗ ≥ sm. Suppose there exists a task set τ that is schedulable with a predictable
and work-conserving scheduler S upon pi, but not upon pi∗ ⊇ pi. Consider the schedule of a particular
instance I of τ upon pi∗ leading to a deadline miss, and let I∗ be another instance of τ derived from I
reducing each job requirement by the amount of time each job executes upon the sub-platform pi∗\pi, i.e.,
upon pi∗. Since the scheduler is work-conserving, the schedule of I by S upon the processors in common
with pi is the same as the one that would be produced by S for I∗ upon platform pi. Since a deadline
is missed in the schedule of I upon pi∗, then a deadline is missed also in the schedule of I∗ upon pi.
But since the scheduler is predictable, a deadline would be missed on pi even with the more demanding
instance I, leading to a contradiction. The lemma follows. 
Algorithm 2: Validity Test for AUM-MSO
Input: A multi-mode hard real-time system τ =
{
τ1, τ2, . . . , τx
}
Output: a Validity Test of the transition protocol
begin
forall i, j ∈ [1, x] such as i 6= j do
τdisabled ← τ j ;
τenabled ← ∅ ;
Sort τdisabled by increasing enablement deadlines ;
for (k = 1; k ≤ m; k ++) do
forall τ jr ∈ τdisabled do
if Djr(M i) < ŝtepk then return False ;
τ temp ← enabled(τ j , t) ∪ {τ jr } ;
pinew ← pi\piSi (τ i) ;
if (CPU(pinew, Sj , τ temp) 6= 0) then
τenabled ← τenabled ∪ {τr} ;
τdisabled ← τdisabled\{τr} ;
return True ;
end
In the next sections, we determine the upper-bounds ŝtepj , ∀j = 1, 2, . . . ,m for both FTP and FJP
schedulers.
6 Determination of the upper-bounds ŝtepj
6.1 Upper-bounds for FTP schedulers
We recall that for FTP schedulers job priorities are known beforehand.
Definition 6 (tij) The time-instant t
i
j denotes the earliest instant in the schedule of the i highest priority jobs
J1, . . . , Ji where at least j processors are idle (the processors pi1, . . . , pij , since we consider work-conserving
schedulers).
In Theorem 1 we provide the exact values of tij (∀ i ∈ {1, 2, . . . , n} and ∀ j ∈ {1, 2, . . . ,m}) when
each job executes for its WCET. As such we provide the exact value of tnm which corresponds to the exact
makespan for the scheduling of J = {J1, . . . , Jn} upon the platform pi = [s1, . . . , sm].
Theorem 1 Let J = {J1, J2, . . . , Jn} be a set of n jobs, all released at time t = 0, with computation require-
ments C1, C2, . . . , Cn, respectively. Suppose that these jobs are scheduled according to a work-conserving
FTP scheduler. Suppose that J is ordered in decreasing-priority order then tji is inductively defined as
follows: (initialization) t0j = 0,∀j ≤ m and tim+1 =∞,∀i, (iteration)
tij =

ti−1j if t
i−1
j = t
i−1
j+1
ti−1j+1 else if Ci ≥
∑j
`=1(t
i−1
`+1 − ti−1` ) · s`
ti−1j +
1
sj
·
(
Ci −
j−1∑
`=1
(ti−1`+1 − ti−1` ) · s`
)
otherwise
Proof Initially, the m processors are idle, consequently t0j = 0,∀j ≤ m. We find convenient to define
tim+1
def
= ∞,∀i, which means that we have at most m processors available.
Now we will prove the correctness of the value of tij (∀j ≤ m) assuming that ti−1j are defined (∀j ≤
m + 1). The time-instants ti−1j define a staircase as illustrated in Figure 2 for the scheduling of jobs
J1, . . . , Ji−1. As such, job Ji can only progress during the grey areas. Consequently we have to distinguish
between two cases:
1. ti−1j = t
i−1
j+1, i.e., at least one faster processor becomes available at time t
i−1
j (the grey area on
processor pij is void in that case), the job Ji will be executed (if not completed) upon a faster pro-
cessor, consequently the first time-instant where at least j processors are idle remains unchanged
and tij = t
i−1
j .
2. Otherwise, Ji will be scheduled upon processor pij while no faster processors become available
or Ji completes. Remark that
∑j
`=1(t
i−1
`+1 − ti−1` ) · s` corresponds to the grey area on processors
pi1, . . . , pij . Hence the two subsequent sub-cases follow.

CPUs
time
π1
πm
π2
0
π3
π4
ti−11
ti−12 = t
i−1
3 = t
i−1
4
ti−15 = t
i−1
6
ti−17
ti−1m
Execution of job Ji
∞
Ex
ec
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ion
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1
, J2
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, J i
−1
Figure 2: Staircase defined by the ti−1j
Corollary 1 Each instant tnj (∀j = 1, 2, . . . ,m) defined in Definition 6 is an upper-bound on the “step-
instant” stepj defined in Lemma 1, i.e., stepj ≤ tnj (∀j = 1, 2, . . . ,m). Therefore, the instants tnj (∀j =
1, 2, . . . ,m) computed in Theorem 1 can be used as the instants ŝtepj in the validity test provided by Algo-
rithm 2.
Proof From Theorem 1, the instants tnj (∀j = 1, 2, . . . ,m) are derived from the schedule in which ev-
ery job executes for its WCET (we denote this “worst-case” schedule Swc hereafter). Now, suppose by
contradiction that in the actual schedule Sact (during the system execution), there exist j ∈ [1,m] such
that stepj in S
act is strictly larger than tnj from S
wc. This implies that, within the time interval [tnj , stepj [,
there are at least (m − j + 1) running jobs in Sact while there are at most (m − j) running jobs in Swc.
Therefore, within [tnj , stepj [, at least one job (say J`) is not completed yet in S
act whereas it is already
completed in Swc. But since we consider only work-conserving schedulers and since in Sact the execution
requirement of J` can only be lower than or equal to that in Swc, the fact that J` completes later in Sact
than in Swc leads to a contradiction with the predictability. 
6.2 Upper-bounds for FJP schedulers
We recall that for FJP schedulers job priorities are unknown beforehand. We assume without any loss
of generality that we always have m ≤ n as the problem in the case where m ≥ n reduces to the same
problem upon the n fastest processors. In Lemma 7, we first determine a lower bound on the smallest
instant in the schedule of J where at least j CPUs (with j = 1, 2, . . . ,m) are idle. Then in Theorem 2
we determine an upper bound on the maximum makespan that could be produced by J , this is given by
ŝtepm.
Lemma 7 Let J = {J1, J2, . . . , Jn} be a set of n jobs with computation requirements C1, . . . , Cn, respec-
tively, such that C1 ≤ · · · ≤ Cn. A lower bound Lˆj on the smallest instant stepj at which at least j CPUs
(with j = 1, 2, . . . ,m) are idle is given by
Lˆj
def
=
1
Spi
·
n−m+j∑
k=1
Ck where Spi
def
=
m∑
i=1
si (4)
Proof For the schedule S obtained from a work-conserving FJP scheduler, let stepj denote the smallest
instant in S at which at least j processors are idle. According to Definition 1, at most (m − j) jobs are
not completed at time stepj , meaning that at least (n − m + j) are already completed. If J ′ denotes
any subset of r ≥ (n −m + j) jobs of J , then a lower bound t on the instant at which the r jobs of J ′
are completed is given by t def=
1
Spi
·
∑
Jk∈J′
Ck. Obviously, since C1 ≤ C2 ≤ . . . ≤ Cn, t is minimal for
J ′ = {J1, J2, . . . , Jn−m+j}, i.e., t = Lˆj . The lemma follows. 
Theorem 2 Let J = {J1, J2, . . . , Jn} be a set of n jobs with computation requirements C1, . . . , Cn, respec-
tively, such that C1 ≤ · · · ≤ Cn. An upper bound ŝtepj on the smallest instant at which at least j CPUs
(with j = 1, 2, . . . ,m) are idle is given by
ŝtepj
def
=
∑n
k=1 Ck −
∑j−1
k=1 Lˆk · sk∑m
k=j sk
(5)
Proof Consider the following notations: (i) S denotes the schedule of the n jobs obtained from a work-
conserving FJP scheduler; (ii) stepj (with j = 1, 2, . . . ,m) denotes the smallest instant in S at which at
least j processors are idle, and (iii) Wj denotes the amount of work executed on CPU pij within [0, stepj ],
i.e., Wj
def
= stepj ·sj . Let k be any integer in [1,m] and suppose by contradiction that stepk > ŝtepk. By
definition of the Wj , we know that
m∑
j=1
Wj =
n∑
j=1
Cj (6)
Furthermore, we know that
∑m
j=1Wj =
∑m
j=1 stepj ·sj =
∑k−1
j=1 (stepj ·sj) +
∑m
j=k(stepj ·sj). Since we
know from Lemma 1 that we have stepj+1 ≥ stepj ∀ j = 1, 2, . . . ,m− 1, it holds that
m∑
j=1
Wj ≥
k−1∑
j=1
(stepj ·sj) +
m∑
j=k
(stepk ·sj)
By assumption we have stepk > ŝtepk, leading to
m∑
j=1
Wj >
k−1∑
j=1
(stepj ·sj) + ŝtepk ·
m∑
j=k
sj
>
k−1∑
j=1
(stepj ·sj) +
∑n
j=1 Cj −
∑k−1
j=1 Lˆj · sj∑m
j=k sj
·
m∑
j=k
sj
>
n∑
j=1
Cj +
k−1∑
j=1
(
(stepj −Lˆj) · sj
)
Since from Lemma 7 it holds that Lˆj ≤ stepj ∀j = 1, 2, . . . ,m, it yields
∑m
j=1Wj >
∑n
j=1 Cj leading to
a contradiction with Equality 6. The theorem follows. 
For experimental purpose, let us recall the definition of the parameter λpi [6] for an m-processor
uniform platform pi = [s1, s2, . . . , sm]: λpi
def
= maxmj=1
{∑j−1
k=1 sk
sj
}
. Note that parameter λpi measures the
“degree” by which pi differs from an identical multiprocessor platform.
7 Experimental results
In this section, we report on the results of experiments conducted using the theoretical results presented
in Section 6.2 (since the upper-bounds presented in Section 6.1 can be considered as exact if every job
executes for its WCET). The considered set of jobs J is composed of 10 jobs of undetermined priority and
the platform pi is composed of 4 processors with computing capacities varying within [1, 101] with an
increment of 10.
During the simulation, all possible combinations of the processors speeds are considered for the 4
CPUs. For every assignation of processors speed, we determine the corresponding parameter λpi as well
as the error E(J, pi) (expressed in percent) of upms(J, pi) compared to the exact value of the maximum
makespan (which is determined by considering the schedules derived from every job priority assign-
ment). Finally, the errors E(J, pi) are displayed relative to the corresponding λpi in Figure 3.
Figure 3: Simulation results
The most important error that we obtained is 10.64% and the minimal one is 2.28%. The average
error is 7.78% with a squared distance of 2.32%. Hence, we believe that this is a promising path to go for
more competitive bounds and for practical use.
8 Conclusion and Future work
In this paper, the scheduling problem of multi-mode real-time systems upon uniform multiprocessor
platforms is studied. Two protocols for transitioning between every pair of operating modes of the system
are specified together with their validity tests. The first proposed protocol SUM-MSO is synchronous in
the sense that the tasks of the old- and new-mode are not scheduled simultaneously. The second protocol
AUM-MSO is asynchronous in the sense that it allows old- and new-mode tasks to be scheduled together.
This study led us to provide the reader with tight bounds for the length of the transient phases during
mode transitions. Future work will focus on handling mode-independent tasks, i.e., tasks whose behavior
is not affected by the mode changes.
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